

COMPAL CONFIDENTIAL

MODEL NAME : ADM80

PCB NO : DAA000AD000

BOM P/N : 4319XY31L01/L02

Park City 12" UMA

Skylake U

2015-09-25

REV : 1.0 (A00)

@ : Nopop Component

EMC@ : EMI, ESD and RF Component

@EMC@ : EMI, ESD and RF Nopop Component

CXDP@ : XDP Component

CONN@ : Connector Component

X76@ : SATA REDRIVER OPTION

MBPCB

Part Number	Description
DAA000AD000	PCB 12K LA-C642P REV0 MB

Layout Dell logo



COPYRIGHT 2015
ALL RIGHT RESERVED
REV: A00
PWB: 013K7

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.


Cover Sheet

LA-C642P


Date: Thursday, September 24, 2015 Sheet 1 of 1

Block Diagram





Timing Diagram for S5 to S0 mode



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Power Sequence

Document Number	LA-C631P, C641P	Rev 1.
-----------------	-----------------	-----------

in: Thursday, September 24, 2015	Sheet 22 of	60
1		



POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	SLP A#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

State	+5V_ALW +3.3V_ALW +3.3V_ALW_DSW +3.3V_ALW_PCH +RTC_CELL +1.8V_PRIM +1.0V_PRIM +1.0V_PRIM_CORE +5V_ALW2 +3.3V_ALW2 +3.3V_RTC_LDO +1.0V_MPHYGT	+3.3V_SUS +1.2V_MEM +1.0V_VCCST +2.5V_MEM	+5V_RUN +3.3V_RUN +0.6V_DDR_VTT +1.5V_RUN	+3.3V_M	(M-OFF) +3.3V_M +VCC_CORE +VCC_GT +1.0VS_VCCIO +VCC_SA
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	ON	OFF
S5 S4/AC	ON	OFF	OFF	ON	OFF
S5 S4/AC doesn't exist	OFF	OFF	OFF	OFF	OFF

Layer No.	Name	Er	Material	Thickness (Material SPEC.) Unit : mil	Thickness (Actuality) Unit : mil
			SolderMask	TU662	0.5
			Add Plating		
1	Top	3.7	Copper foil	0.5oz+plating	1.8
2	GND	3.7	Prepreg	1060	1.8
3	IN 1	3.7	Copper foil	1oz	1.25
4	GND/PWR	3.7	Core	4mil	3.87
5	IN 2	3.7	Copper foil	1oz	1.25
6	IN 3	3.7	Prepreg	2116H	1.8
7	GND/PWR	3.7	Copper foil	1oz	1.25
8	IN 4	3.7	Copper foil	1oz	1.25
9	GND	3.7	Core	4mil	3.87
10	Bottom	3.7	Copper foil	1oz	1.25
			Add Plating	0.5oz+plating	1.8
			SolderMask	TU662	0.5
Overall Thickness (1.2mm ± 10%)					1.26312


USB3.0	SSIC	PCIE	SATA	DESTINATION
USB3.0-1				JUSB3-->Right
USB3.0-2	SSIC-1			EDOCK PORT1
USB3.0-3	SSIC-2			JUSB1-->LEFT
USB3.0-4				JUSB2-->Rear LEFT
USB3.0-5		PCIE-1		M2 3042(WWAN)
USB3.0-6		PCIE-2		NA
		PCIE-3		M.2 3042(HCA or QCA LTE)
		PCIE-4		NA
		PCIE-5		M.2 3030(WLAN)
		PCIE-6		M.2 3030(WIGIG)
		PCIE-7	SATA-0	HDD SATA
		PCIE-8	SATA-1	EDOCK E-SATA
		PCIE-9		LOM
		PCIE-10		Card Reader
		PCIE-11	SATA-1*	M.2 Socket 3 (Key M)
		PCIE-12	SATA-2	(PCIex2 or SATA)

USB PORT#	DESTINATION
1	JUSB1-->Right
2	Camera
3	JUSB2-->LEFT
4	JUSB3-->Rear LEFT
5	EDOCK PORT1
6	EDOCK PORT2
7	USH
8	M.2 304230(BT)
9	Touch Screen
10	M2 3042(WWAN)

USH	0	BIO
	1	NA

Check

High Speed I/O (HSIO) Lane Multiplexing in SKL U



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Port assignment

LA-C642P


Date: Thursday, September 24, 2015 Sheet 3

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DDR4, Ballout for side by side(Non-Interleave)

<20> DDR_A_DQS# [0..7] << >>
<20> DDR_A_D [0..63] << >>
<20> DDR_A_DQS [0..7] << >>
<20> DDR_A_MA [0..16] << >>

<21> DDR_B_DQS# [0..7] << >>
<21> DDR_B_D [0..63] << >>
<21> DDR_B_DQS [0..7] << >>
<21> DDR_B_MA [0..16] << >>



DDR4 COMPENSATION SIGNALS



CAD Note:
Trace width=12~15 mil, Spacing=20 mils
Max trace length= 500mil

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.

CPU (2/14)

LA-C642P

Thursday, September 24, 2015

Sheet 7



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

CPU (3/14)

LA-C642P

Size

Document Number

Date


Thursday, September 24, 2015














Sheet

8

of

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





TOP SWAP STRAP	
HIGH	ENABLE
LOW(DEFAULT)	DISABLE

Flash Descriptor Security override	
HIGH	DISABLE
LOW(DEFAULT)	ENABLE

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


CPU (7/14)

LA-C642P

Title	Document Number
Date	Thursday, September 24, 2015
Sheet	12 of 12



Stall reset sequence	
HIGH(DEFAULT)	No stall(Normal Operation)
LOW	stall



eDP enable	
HIGH(DEFAULT)	Disabled
LOW	Enabled

1/5 2014WW52 MOW reserve to support
Cannonlake-U PCH compatibility
close UC1.U11/U12 and <400mil

ZVM# for SKYLAKE-U2+3e

MSM# for SKYLAKE-U2+3e

For Skylake RC120 depop
For Cannonlake RC120pop
546765_546765_2014WW48_Skylake_MOW_Rev_1_0



CPU (8/14)


LA-C642P

Size	Document Number
	LA-C642P
Date:	Thursday, September 24, 2015
Sheet	13 of

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Eletro-X

Eletro-X




+VCC_GTUS Reserve for solderin

Eletro-X



Note1: VCCPRIM_CORE Implementation with PCH CORE_VID Recommendation

R1: PR408,PR411 ; R2: PR417,PR418 ; R3,PR419,PR420 ; R4: PR423 ; R5: PR424



For Pre-ES Parts: Disconnect PCH CORE_VID[1:0] to the VR and fix PCH VCCPRIM_CORE voltage at 1.00 V.

- R1: not populated
- R2, R3: populated to set VCCPRIM_CORE to 1.00V. Consult with VR vendor for appropriate values.
- R4, R5 (feedback resistor): populated if needed. Some VRs only support up to 0.95V natively with VID options. 1.00 V should be created by selecting 0.95V option and using feedback resistors to shift voltage up 50 mV. Consult with VR vendor for appropriate values for proper VR operation while minimizing power consumption

For ES and Later Parts: Connect PCH CORE_VID[1:0] to the VR.

- R1: populated
- R2, R3: not populated
- R4, R5 (feedback resistors): populated if needed to obtain appropriate voltage per the updated PCH VID encoding table above. Consult with VR vendor for appropriate values

For VRs that only support up to 0.95V natively with VID options, using R4 and R5 to shift the voltage table up 50mV will result in the LPM voltage output being shifted up slightly. If the VR supports LPM voltage, the specified, lowest supportable voltage is 0.70V for optimized power consumption. With R4, R5 configured to shift from 0.95V to 1.00V, the LPM voltage will effectively be shifted from 0.70V to ~0.75V. This will not be a functional issue for the platforms, but will slightly de-optimize power consumption. It is recommended that customers work with their VR vendors to adjust to the new voltage table.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

CPU (14/14)

LA-C642P

Date: Thursday, September 24, 2015


Sheet 19 of

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


JDIMM1 REV Type H=4

<7> DDR_A_DQS[0..7] <<>>
 <7> DDR_A_DQ[0..63] <<>>
 <7> DDR_A_DQS[0..7] <<>>
 <7> DDR_A_MA[0..16] <<>>

Layout Note:
Place near JDIMM1




Layout Note:
Place near JDIMM1.203,204





DIMM Select

	SA0	SA1	SA2
DIMM1	0	0	0
DIMM2	1	0	0
DIMM3	0	1	0
DIMM4	1	1	0




<8,14,21,42> DDR_XDP_WAN_SMBCLK <<>> <3,3V_RUN_DIMM1>

<2.5V_MEM>




DG0.9470ohm+/-1%

<21> DDR_DRAMRST#_R <<>> <DDR_DRAMRST#> <7>



follow INTEL PDG1.0 page167

JDIMM1_EVENT# 1 2 1K,0402.5% << H_THERMTRIP# <12.21,32>



<7> DDR_VTT_CTRL <<>> <0.6V_DDR_VTT_ON <45> <3.3V_ALW>





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Part	DDR4
Size	Document Number
Part	LA-C642P
Date	Thursday, September 24, 2015
Sheet	20 of 60

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





HDMI connector

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

HDMI CONN

LA-C642P

Title

Size




Document Number

Rev

Date: Thursday, September 24, 2015 Sheet 22 of 60

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





<6> CPU_DP2_P0
<6> CPU_DP2_N0
<6> CPU_DP2_P1
<6> CPU_DP2_N1
<6> CPU_DP2_P2
<6> CPU_DP2_N2
<6> CPU_DP2_P3
<6> CPU_DP2_N3

CV6061 2 0.1U_0402 25V6 CPU_DP2_P0_C 6
CV6071 2 0.1U_0402 25V6 CPU_DP2_N0_C 7
CV6081 2 0.1U_0402 25V6 CPU_DP2_P1_C 9
CV6091 2 0.1U_0402 25V6 CPU_DP2_N1_C 10
CV6101 2 0.1U_0402 25V6 CPU_DP2_P2_C 12
CV6111 2 0.1U_0402 25V6 CPU_DP2_N2_C 13
CV6121 2 0.1U_0402 25V6 CPU_DP2_P3_C 15
CV6131 2 0.1U_0402 25V6 CPU_DP2_N3_C 16


<6> CPU_DP2_HP
SW1_PS8338_P1
SW1_PS8338_P0

for support TMDS signal need contact SCL/SDA to P22.23

<6> CPU_DP2_CTRL_CLK
<6> CPU_DP2_CTRL_DATA
<6> CPU_DP2_AUXP
<6> CPU_DP2_AUXN

SW1_PS8338_CFG0 59
SW1_PS8338_PC10 58
SW1_PS8338_PC11 55
SW1_PS8338_PC20 54
SW1_PS8338_PC21 53


Dock has high priority when both ports plugged



Port switching control or priority configuration. Internal pull down ~150KΩ, 3.3V/I/O

For Control Switching Mode (CFG0 = L):
SW = L: Port1 is selected (default)
SW = H: Port2 is selected

For Automatic Switching Mode (CFG0 = H):
SW = L: Port1 has higher priority when both ports are plugged (default)
SW = H: Port2 has higher priority when both ports are plugged



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


DP SW


LA-C642P

Date: Thursday, September 24, 2015

Sheet 23 of


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






VGA SW for MB/DOCK


Use SA00004RS00 as main source



AUX/DDC SW for DPC to E-DOCK



AUX/DDC SW for DPB to E-DOCK



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

DP SW






LA-C642P

Thursday, September 24, 2015


Sheet 25

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


LINK 50398-04041-001 DONE




WebCAM



Backlight POWER



LCDVDD POWER



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


eDP CONN & Touch screen

LA-C642P

Document Number

Thursday, September 24, 2015

Sheet 26 of 26



LAN ANALOG SWITCH

DOCKED	1: TODOCK
	0: TORJ45

For Layout routing, change port mapping

RJ45 LOM circuit
+3.3V_LAN:20mils

SANTA_130456-511
Link 130456-511 DONE

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

LAN

LA-C642P


Date: Thursday, September 24, 2015 Sheet 27 of 60

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






support D3 Hot(if D3 cold PIN11,PIN27 need Add MOS on/off 3V3AUX)

7/18 Vender suggest.



HOST_SD_WP#	SDWP_Q	SDWP	STATUS
High	High	High	Write Protect(SD LOCK)
	Low	Low	Write Enable
Low	High	High	Write Protect(SD& FW LOCK)
	Low	High	Write Protect(FW LOCK)



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Card Reader

LA-C642P


Date: Thursday, September 24, 2015 Sheet 28 of 60

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Eleto-X



Power Rating TBD				
PWR Rail	Voltage Tolerance	Primary Power		Aux Power
		Peak	Normal	Normal
+3.3V				



Internal Speakers Header

[illegible]

Add for solve pop noise and detect issue

5V_RUN_AUDIO

1 2 RA18 10K_0402_5%

1 2 C343 100K_0402_5%

5V_RUN_AUDIO

Diagram illustrating the connection of RAS3 components in a 2x2 grid. The components are labeled RAS3 0.0402. The connections are labeled 1, 2, and 5.

Diagram showing three parallel transmission lines (R355, R356, R357) connected to a common ground plane. Each line has a length of 0.0402 inches and is terminated with a 5 ohm resistor. The lines are labeled 1 and 2 at both ends.




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


LA-C642P

Rev











	VGA_ID0
Discrete	0
UMA	1






	CPU_ID0
U CPU	0
H_CPU	1








PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



power rail option: TPM power rail must same as +3.3V_SPI (SPI ROM)



USH CONN



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

USH & TPM

LA-C642P

Thursday, September 24, 2015 Sheet 33 of 33

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Programmable output de-emphasis level setting for channel A.
A_DE0: internally pulled up at ~150K;
A_DE1 internally pulled down at ~150K

[A_DE1,A_DE0] ==

LL: -7.5dB
HL: -2dB
LH: -3.5dB (default)
HH: -6dB

Programmable output de-emphasis level setting for channel B.
B_DE0: internally pulled up at ~150K;
B_DE1 internally pulled down at ~150K

[B_DE1,B_DE0] ==

LL: -7.5dB
HL: -2dB
LH: -3.5dB (default)
HH: -6dB

Equalizer control and program for channel A.
A_EQ0, A_EQ1 and A_EQ2: internally pulled down at ~150K


[A_EQ2,A_EQ1,A_EQ0] ==

LLL: EQ Level1(default)
LHL: EQ Level2
HLL: EQ Level3
HHL: EQ Level4
LLH: EQ Level5
LHH: EQ Level6
HLH: EQ Level7
HHH: EQ Level8

Equalizer control and program for channel B.
B_EQ0, B_EQ1 and B_EQ2: internally pulled down at ~150K


[B_EQ2,B_EQ1,B_EQ0] ==

LLL: EQ Level1(default)
LHL: EQ Level2
HLL: EQ Level3
HHL: EQ Level4
LLH: EQ Level5
LHH: EQ Level6
HLH: EQ Level7
HHH: EQ Level8




SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values


Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2 / SATA	PCI Express* Gen 3 / SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³



PCIe/SATA Repeater



PCIe/SATA Repeater



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

Mini Card-2/2

LA-C642P

Size: Document Number
Date: Thursday, September 24, 2015 Sheet 34 of


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



<34> PCIE_PRX_C_DTX_N11
<34> PCIE_PRX_C_DTX_P11
<34> PCIE_PTX_C_DRX_N11
<34> PCIE_PTX_C_DRX_P11
<34> PCIE_PRX_C_DTX_P12
<34> PCIE_PRX_C_DTX_N12
<34> PCIE_PTX_C_DRX_N12
<34> PCIE_PTX_C_DRX_P12
<11> CLK_PCIE_N3
<11> CLK_PCIE_P3

Double check P/N

2280 SSD NGFF slot C Key M



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


HDD CONN




LA-C642P

Date: Thursday, September 24, 2015






Sheet 35 of 35

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







Link LOTES_AUSB0014-P003A DONE



Link TARAV-9RTU91 DONE





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


File	USB3.0
Size	Document Number
LA-C642P	
Date	Thursday, September 24, 2015
Sheet	37

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Touch Pad




Keyboard



Link 50506-02041-P0 DONE

RSMRST circuit



@eDP Cable W CAM

Part Number	Description
DC02C007600	H-CONN SET 13D MB-EDP-CAMERA

@eDP TS Cable W CAM

Part Number	Description
DC02C007C00	H-CONN SET 13D MB-EDP-CAMERA-TS

@eDP Cable W/O CAM

Part Number	Description
DC02C007600	H-CONN SET 13D MB-EDP

@SATA SPINDLE Cable

Part Number	Description
DC02C007500	H-CONN SET 13D MB-SPINDLE HDD

@SATA Cable

Part Number	Description
DC02C007400	H-CONN SET 13D MB-SATA HDD

@DC-IN Cable

Part Number	Description
DC30100Q100	CONN SET 13P DCJACK-MB 20W1003-041110F

@BATT Cable

Part Number	Description
DC02001X800	H-CONN SET 13D MB-BATT CABLE

@ LED FFC

Part Number	Description
NBX0001J500	FFC 10P F P0.5 PAD0.3 172MM MB-LED/B 13D

@FP FFC

Part Number	Description
NBX0001K000	FFC 8P F P0.5 PAD.3 123MM MB-FP VALIDITY

@ TP FFC

Part Number	Description
NBX0001J100	FFC 16P F P0.5 PAD=0.3 119MM MB-TP 13D

@USH Board FFC

Part Number	Description
NBX0001J300	FFC 26P G P0.5 PAD.3 88MM MB-USH/B 13D

@RTC BATT

Part Number	Description
GC02001DS00	BATT CR2032 3V 225MAH PA 5 W/C 30MM

@FAN

Part Number	Description
DC28A000800	FAN SET DAQ20 DC5V AB7405HB-HB3 ADDA

@Speak

Part Number	Description
PK230003Q0L	SPK PACK ZJX 2.0W 4 OHM FG

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.


Keyboard

LA-C642P

Size	Document Number
	LA-C642P
Date	Thursday, September 24, 2015
Sheet	39





HDD LED solution for White LED




Battery LED




Breath LED




POWER & INSTANT ON SWITCH



LED board CONN



Fiducial Mark



LED Circuit Control Table

	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Unobtrusive mode)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




PAD, LED


LA-C642P

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


+3.3V_WWAN/+3.3V_LAN source




+3.3V_M source



+3.3V_WLAN/+3.3V_RUN source



+5V_RUN/+3.3V_ALW_PCH source



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Power control


LA-C642P

Date: Thursday, September 24, 2015 Sheet 41

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

	pin 3	pin 6	pin 13	pin 16	pin 18
Pericom	TDet_B#	NC	TDet_A#	NC	TDeT_EN
TI	GND	DEW2	GND	DEW1	GND
Parade	GND	REXT	B_EQ2	DEW	A_EQ2




SATA Repeater





	HDD_A_EQ PIN17	HDD_B_EQ PIN19	HDD_A_EQ2 PIN18	HDD_B_EQ2 PIN13	DEW1 PIN16	DEW2 PIN6	HDD_A_PRE PIN9	HDD_B_PRE PIN8
Pericom PI3EQX6741ST	NC	PD (RN16)	PD (RN83)	PD (RN23)	NC	NC	NC (IPU)	PD (RN11)
TI SN75LVCP601	PD (RN13)	NC	PD (RN83)	PD (RN23)	NC (IPU)	NC (IPU)	PH (RN8)	PH (RN10)
Parade PS8527C	PD (RN13)	PD (RN16)	PD (RN83)	PD (RN23)	NC (1/2 VDD)	PD (RN19)	NC (1/2 VDD)	NC (1/2 VDD)

			A_EQ	B_EQ		A_EM	B_EM
Main	Pericom	0	3dB	3dB	0	0dB	0dB
		1	6dB	6dB	1	1.5dB	1.5dB
2nd	TI	0	7dB	7dB	0	0dB	0dB
		1	0dB	0dB	1	-4dB	-4dB
3rd	Parade	EQ2 EQ1	A_EQ	B_EQ		A_EM	B_EM
		(M = VDD/2)					
		0 M	2.4dB	2.4dB			
		0 0	7.4dB	7.4dB			
		0 1	14.4dB	14.4dB	0	0dB	0dB
		M M	12.2dB	12.2dB	M	-3.5dB	-3.5dB
		M 0	9.4dB	9.4dB	1	-1.5dB	-1.5dB
		M 1	13.3dB	13.3dB			
		1 M	6.2dB	6.2dB			
		1 0	11.2dB	11.2dB			
		1 1	5dB	5dB			

* red color is current setting



Free Fall Sensor



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


HDD CONN

LA-C642P


Thursday, September 24, 2015

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

0.6Volt +/- 5%
TDC 0.7 A
Peak Current 1.0 A
OCP Current 2.6 A fix by IC



+1.2V_MEM
TDC 8.75 A
Peak Current 12.25 A
OCP Current 14.7 A
TYP MAX
H/S Rds(on) 6.7mohm , 8.5mohm
L/S Rds(on) 2.4mohm , 3.2mohm
Choke DCR 3.0mohm , 3.5mohm
CAP ESR 11mohm





DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.	
Title	+1.2V_MEN+0.6V_DDR_VTT
Size	Document Number
Date	Thursday, September 24, 2015
Sheet	45 of 45






DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
+1VS_VCCIO/+1.0V_PRIM_CORE	
Size	Document Number
LA-C631P, C641P	
Rev	1.0
Thursday, September 24, 2015	
Sheet 47 of 60	


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
+1.8VALWP/+1.5VSP	
LA-C631P, C641P	Rev 1.0
Thursday, September 24, 2015 Sheet 48 of 60	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.


PWR_VCORE_ISL95812 for QC

LA-C631P, C641P

Thursday, September 24, 2015 Sheet 49 of 60

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Charger

LA-C631P, C641P

1


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Purpose: Trigger PROCHOT# when active battery is removed from system.
Allows EC to re-establish system performance for battery next in line.




Purpose: Turn on the PQ817 for primary or module bay battery to provide power to dock side without AC exist.

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

		Compal Electronics, Inc.	
		+2.5V_MEM LA-C451P	
Size	Document Number	Date	Thursday, September 24, 2015
Sheet	54	of	

+VCC CORE



+VCC_SA




Rev	
-----	--

Date: Thursday, September 24, 2015

31

Sheet 53	of	60
----------	----	----



Eletro-X


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

tfersion ChangeList (P.I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
------	-------	-------	------	---------------	-------------------	----------------------	------

1	47	VCCIOP PRIM_COREP	1/27	Compal	For +1.0VS_VCCIIO, +1.0V_PRIM_CORE IC 2nd source	Add PR403, PR406, PR427, PR428	
2	49	+VCC_CORE +VCC_SA +VCC_GT	1/27	Compal	Fine tune IMON	change PR613 to 86.6k change PR651 to 124k change PR629 to 88.7k	
3	49	+VCC_CORE +VCC_SA +VCC_GT	1/27	Compal	Fine tune VR current loop	change PR638 to 374 change PC624 to 0.033uF change PC642 to 0.1uF depop PC646	
4	44	+5V_ALW +3.3V_ALW	1/27	Compal	For 3V5V Pgood	Remove PU101, PR101, PC101 Add PR119, PR120	
5	45	+1.35V_MEM +2.5V_MEM GPU_VRAM	3/3	Compal	For DDR change to DDR3L	Remove +2.5V_MEM, GPU_VRAM power rail circuit change power setting from +1.2 to +1.35	
6	49	+VCC_CORE +VCC_SA +VCC_GT	3/27	Compal	Fine tune VR control loop	change PR640 to 340 change PC642 to 0.033uF change PC646 to 0.047uF change PR657 to 4.42k change PR628 to 4.42k	
7	45	+1.2V_MEM +2.5V_MEM GPU_VRAM	4/10	Compal	For DDR change to DDR4	Add +2.5V_MEM, GPU_VRAM power rail circuit change power setting from +1.35 to +1.2	
8	54	+2.5V_MEM +1.8VALWP +1.5VSP	4/20	Compal	Disable LDO pull up when floating enable pin	change PR1500, PR1502, PR509, PR511 to 47k	
9	51	Charger	4/20	Compal	fine tune monitor Psys	change PR822 to 40.2k	
10		+1VS_VCCIOP +1.0V_PRIM_COREP				change to SY80657	
11		CPU MLCC cap cost down			CPU MLCC cap cost down	depop +VCC_CORE, 22U*15,330U*1 +VCC_GT, 22U*8	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

PWR P.I.R(1/1)

LA-C631P, C641P

Date: Thursday, September 24, 2015

Sheet 56 of 56



Version ChangeList (P.I. R. List)

Item	Page#	Title	Date	Owner	Issue Description	Solution Description	Rev.
1	8/22/27/30/40/42	Material	2015/01/05	COMPAL	Material EOL	QA2, QA3, QC2, QE2, QL1, QL2, QN1, QV3, QZ3 and QZ7 from SB00000DH00 change to SB00000ZU00	0.2 (X01)
2	32	MEC5085	2015/01/05	DELL	For Next Gen EC debug	Add Re305 and RE306 reserve UART0_TXD path	0.2 (X01)
3	33	USH & TPM	2015/01/12	COMPAL	system will shut down when insert FP.	change USH conn pin define, and add RZ85, RZ86, DZ7, reserve RZ84, RZ87	0.2 (X01)
4	32	MEC5085	2015/01/12	COMPAL	change BID to X01.	change RE79 to 130K ohm.	0.2 (X01)
5	9	CPU (4/14)	2015/01/12	COMPAL	add UART port 2 for USB debug.	add net name "LPSS_UART2_TXD", "LPSS_UART2_RXD", and add RC330, RC331 and JUART1 CON	0.2 (X01)
6	13	CPU (8/14)	2015/01/12	INTEL	Follow 546765_546765_2014WW52_Skylake_MOW_Rev_1_0	reserve CC222 and RC313.	0.2 (X01)
7	8	CPU (3/14)	2015/01/12	INTEL	support DCI.	add RC327 and reserve RC326, QC3	0.2 (X01)
8	32	MEC5085	2015/01/12	COMPAL	For Power down sequence.	add UE3, UE4, RE304, RE308.	0.2 (X01)
9	11	CPU (6/14)	2015/01/12	COMPAL	For PLTRST glitch issue.	1. UC7.5 change from +3.3V_RUN to +3.3V_ALW_PCH 2. Pop RC325, depop RC60.	0.2 (X01)
10	21	DDR4	2015/01/12	COMPAL	DIMM select error cause can't recognize DIMM2.	Stuff RD70, RD72 and no stuff RD69, RD73.	0.2 (X01)
11	27	Transformer	2015/01/12	COMPAL	ME height limit	TL1 changed from SP050006F00 to SP050006Y00	0.2 (X01)
12	11	Crystal	2015/01/12	TXC	Material EOS	YC2 changed from SJ10000LD00 to SJ10000LV00	0.2 (X01)
13	22	HDMI CONN	2015/01/20	COMPAL	For HDMI EMI solution.	add RV647 ~ RV658 path and depop commom-chock	0.2 (X01)
14	26	LCD	2015/01/20	COMPAL	BOM changed	UV24 from SA00006EE00 to SA00006Y800	0.2 (X01)
15	32	EC	2015/01/20	COMPAL	BOM changed	QE3/QE4/QE5/QE6/QE7 from SB000008P00 to SB000013V00	0.2 (X01)
16	32	EC	2015/01/20	COMPAL	BOM changed	UD1 and UE4 from SA00005U600 to SA00007UR00	0.2 (X01)
17	33	TPM	2015/01/20	COMPAL	TPM issue	1. Reserve 10K ohm (RZ90) and Pull-up to +3.3V_RUN on UZ12 pin 29. 2. change VSB power (UZ12.1) to +3.3V_ALW_PCH. 3. added QZ8 and RZ109 between pin3/pin20 to control LPM 4. reserve RZ110 and de-pop. 5. Reserve +3.3V_RUN on UZ12 pin 8 (add RZ88, RZ89) 6. change RZ109 pin 1 to +3.3V_M_TPM add QZ9, RZ111	0.2 (X01)
18	9	CPU (4/14)	2015/01/20	COMPAL	Non-Dock config	Reserve RH359 pull-down for non-dock config	0.2 (X01)
19	32	EC	2015/01/20	COMPAL	Power sequence fail	Depop RE280 and RE304 then pop RE292 and UE3	0.2 (X01)
20	18	CPU (13/14)	2015/02/04	COMPAL	KB boss and stand off interference	Removed RC304/RC305/RC306/CC205/CC207/CC265	0.3 (X02)
21	10	CPU (5/14)	2015/02/04	INTEL	MOW update	Add RC337 connect to GND and RC338 1K pull down	0.3 (X02)
22	12	CPU (7/14)	2015/02/04	INTEL	MOW update	Add RC328 XDP_JTAGX need connect to CPU_XDP_TCLK for DCI Changed	0.3 (X02)
23	8	CPU (3/14)	2015/02/04	INTEL	MOW update	RC317 from 4.7k to 150k and reserved SIO_SLP_SUS# on RC34 0	0.3 (X02)
24	20,21	DDR4	2015/02/04	INTEL	Follow 546765_546765_2015WW02_Skylake_MOW_Rev_1_0	No stuff CD6, CD35.	0.3 (X02)

DELL CONFIDENTIAL/PROPRIETARY





Compal Electronics, Inc.	
Title	EE P.I.R.(1/3)
Size	Document Number
LA-C62 1P	
Date: Thursday, September 24, 2015	Sheet 57 of

PROPRIETARY AND NOT BE SUBJECT OF ENGINEERING DRAWING AND SPECIFICATIONS. CONTAINS CONFIDENTIAL INFORMATION AND OTHER PROPRIETARY INFORMATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

tfersion ChangeList (P.I. R. List)

Item	Page#	Title	Date	Owner	Issue Description	Solution Description	Rev.
25	33	USH & TPM	2015/03/02	Nuvoton	1.for allow further reducing power in TPM 2.0 F/W,when system is in S3/4/5 and main power is off. 2.for support modern standby.	1.reserve RZ90 2.reserve RZ112. 3.Depop RZ88 and pop RZ89, pop RZ112	0.3 (X02)
26	11,27	CPU (6/14)	2015/03/02	COMPAL	Solve auto power on issue.	De-pop RL70 and pop RC323.	0.3 (X02)
27	32	MEC5085	2015/03/02	COMPAL	Solve power down sequence fail.	De-pop RE308.	0.3 (X02)
28	32	MEC5085	2015/03/02	COMPAL	change BID to X02.	change RE79 to 33K ohm.	0.3 (X02)
29	26	eDP CONN & TS	2015/03/02	DELL	Customer request.	add 6 pin IR Conn.	0.3 (X02)
30	40	PAD, LED	2015/03/02	COMPAL	ME design change.	change H6 from 4mm to 3mm.	0.3 (X02)
31	11/32	Crystal	2015/03/02	COMPAL	X'tal EA measurement.	change CC23 and CC26 from 18pf to 12pf	0.3 (X02)
32	8	CPU (3/14)	2015/03/02	Intel	Intel MOW 2015WW06:Pull-up Resistors on SPI IO2 and SPI IO3 Requirement Update	de-pop RC30, RC316	0.3 (X02)
33	8	CPU (3/14)	2015/03/02	COMPAL	Follow CRB setting	RC23 changed from 8.2K to 2.2K	0.3 (X02)
34	33	TPM	2015/03/02	COMPAL	support modern standby	Add RZ112 connect to SIO_SLP_S0# with TPM	0.3 (X02)
35	32	EC	2015/03/02	COMPAL	Option DDR3L and DDR4	Add GPP_D9(DIMM_TYPE), RC342 and RC341 that selected DDR3L and DDR4.	0.3 (X02)
36	32	EC	2015/03/02	COMPAL	Follow Intel power sequence	Pop RE292 and depop RE280	0.3 (X02)
37	8	CPU (3/14)	2015/03/02	COMPAL	RF request	Pop CC3/CC4/CC5/CC6 from 22p to 27p	0.3 (X02)
38	33	TPM	2015/03/02	Nunoton	TPM detected sequence	Add RZ113 100 ohm	0.3 (X02)
39	11	CPU (6/14)	2015/03/02	COMPAL	Deep S3 leakage	VRALERT# changed power rail from +3.3V_ALW to +3.3V_ALW_PCH	0.3 (X02)
40	27	LAN	2015/03/02	COMPAL	IEEE EA measurement.	change LL2 ~ LL9 to 2.2 ohm Res (RL71~RL78).	0.3 (X02)
41	9	CPU (4/14)	2015/04/02	COMPAL	IR Function	1.add IR_CAM_DET# on JIR1 pin 1. 2.add IR_CAM_DET# on UC1.AW7, and PU 100K(RC346) to +3.3V_RUN	0.4 (X03)
42	31/33	EC/USH	2015/04/02	Broadcom	Vender recommend	1.Reserve RZ114/RZ115 on JUSH1 pin 21 2.add USH_RST# on UE1.A62	0.4 (X03)
43	12	CPU (7/14)	2015/04/02	COMPAL	SIO_EXT_SMI# to wake up system when non-deep S3	Add RC236 SIO_EXT_SMI# change power to +3.3V_ALWS_PCH	0.4 (X03)
44	29	NGFF Card	2015/04/02	COMPAL	ME request	Change JSIM1 conn to T-SOL_5-991503004000-6	0.4 (X03)
45	32	MEC5085	2015/04/02	COMPAL	change BID to X03	change RE79 to 1K ohm.	0.4 (X03)
46	9	CPU (4/14)	2015/04/02	COMPAL	for DIMM type option	Pop RC342 and de-pop RC341	0.4 (X03)
47	40	PAD, LED	2015/04/02	COMPAL	ME request	Add H9 and H10 for different SIM CON	0.4 (X03)
48	29	NGFF	2015/04/02	COMPAL	SIM detect	Add RI31 connecting with JSIM1.9 and NGFF2.58	0.4 (X03)

DELL CONFIDENTIAL/PROPRIETARY

		Compal Electronics, Inc. EE P.I.R (2/3) LA-C642P Date: Thursday, September 24, 2015 Sheet 58 of		
---------------------------------------------------------------------------------------	--	-------------------------------------------------------------------------------------------------------------------------------	--	---------------------------------------------------------------------------------------

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

tfersion ChangeList (P. I. R. List)

Item	Page#	Title	Date	Owner	Issue Description	Solution Description	Rev.
49	39	KB	2015/04/20	ALPS	For new U1 TP module	Add RZ116 and RZ117 PU on I2C_1_SDA_R/I2C_1_SCL_R	0.4 (X03)
50	31	5048	2015/04/20	COMPAL	PC common EC code issue need reserved PU	Add AR_SMBUS_ALERT# 10K(RE309) PU on ECE5048 pin58 GPIOF2	0.4 (X03)
51	31	All	2015/04/20	COMPAL	Changed 0 ohm short-pad	R274, RA35, RA36, RA37, RC143, RC169, RC170, RC171, RC172, RC173, RC211, RC214, RC228, RC229, RC230, RC231, RC235, RC290, RC295, RC296, RC299, RC300, RC301, RC302, RC303, RC307, RC308, RC309, RC310, RC325, RC327, RC328, RC337, RC37, RD29, RD60, RD65, RD66, RD67, RD68, RD70, RD72, RD74, RE290, RE305, RI15, RI16, RI17, RI18, RI19, RI20, RI21, RI22, RI23, RI24, RI25, RI26, RI27, RI28, RI29, RI30, RI31, RL34, RL7, RN99, RR17, RR18, RR21, RR22, RR23, RZ22, RZ23, RZ56, RZ70, RZ85, RZ86	0.4 (X03)
	52	8	CPU(3/14)	2015/04/20	COMPAL	SMBUS LAN backdrive	Add RC347 and RC348 PU to +3.3V_ALW_PCH
57	53	11	CPU(6/14)	2015/05/20	COMPAL	Crystal EA -R issue	Changed YC2-CL 9pf from 12pf and cc23/cc26 to 6pf
	31	5048	2015/05/20	COMPAL	For Type-C function	1. Add 5048 GPIO(PROCHOT_GATE) and reserve RE311 pull high 2. Add 5048(PD_ACE_DET#) for AR config and pull high on RE310	0.5 (X04)
58	32	MEC5085	2015/05/20	COMPAL	change BID to X04	change RE79 to 8.2K ohm.	from 12pf
59	34	CPU(3/14)	2015/05/27	COMPAL	50MHz noise observed on thie Wi-Fi antenna	1. Add RC349 and CC303 on VCCHDA Insert NVME SATA LED no function 2. Add RC350 and CC304 on VCCAPLL_1P0	0.5 (X04)
60	36/37	USB3.0	2015/05/27	COMPAL	ESD request	1. Add CI33 0.1u cap to GND on USB_OC0# 2. Add CI34 0.1u cap to GND on USB_OC1# 3. Add CI35 0.1u cap to GND on USB_OC2#	0.5 (X04) connected to PCH SATA_LED#
61	35	DP	2015/06/27	COMPAL	Material shortage	Changed DV1, DV2 and DV3 from SCS00003800 to SCS00006400	0.6 (X05)
62	33	TPM	2015/06/27	COMPAL	Change TPM FW to 1.2 version	Changed UZ12 from SA000082D00 to SA00008EL20	0.6 (X05) charger
63	32	KBC	2015/06/27	COMPAL	WinPE Global reset shutdown issue	Add QE11 prevent +1.0V_VCCST timing down before +1.0V_VCCIO	0.6 (X05) over spec
64	32	KBC	2015/06/27	COMPAL	Follow intel power sequence	Add UE5 AND Gate control Run_on timing and depop RE292	0.6 (X05)
65	34	CPU(6/14)	2015/06/27	COMPAL	Crystal EA	TP function sometimes lag or crazy Changed CC21 and CC22 from 22p to 15p	0.6 (X05) CZ30 and CZ31
66	33	USH	2015/06/27	COMPAL	TPM1.2 deep S3 resume issue	UZ12.1 changed power rail from +3.3V_ALW_PCH to +3.3V_ALW	0.6 (X05) from 10p
67	24	DP HUB	2015/07/20	COMPAL	For DP hub display flicker issue	1. Add UV29, CV617, CV618, CV619, RV659, RV650, RV661 2. Depop UV28, PJP33, CV615, CV616	0.6 (X05) improve signal quality
68	36	HW	2015/07/20	COMPAL	For Sourcer request	CI32 change from SGA00002N80 to SGA00004E10	0.6 (X05)
69	32	MEC5085	2015/07/20	COMPAL	change BID to X05	change RE79 to 4.3K ohm.	0.6 (X05)

Electro-X

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

EE P.I.R (3/3)

LA-C642P

Size

Document Number

Date

Thursday, September 24, 2015


Sheet

59

of

91

Eletro-X


Compal Electronics, Inc.
 Title: **EE P.I.R (4/4)**
 Size: Document Number
LA-C642P
 Date: Thursday, September 24, 2015 Sheet 60 of 60